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 The COVID-19 pandemic is spreading around the world causing more than 
177 million cases and over 3.8 million deaths according to the European 
Centre for Disease Prevention and Control. The virus has devastating effects 
on economies, health, and well-being of worldwide population. Due to the 
high increase in daily cases, the available number of COVID-19 test kits in 
under-developed countries is scarce. Hence, it is vital to implement an 
effective screening method of patients using chest radiography since the 
equipment already exists. With the presence of automatic detection systems, 
any abnormalities in chest radiography that characterizes COVID-19 can be 
identified. Several artificial-intelligence algorithms have been proposed to 
detect the virus. However, neural networks training is considered to be time-
consuming. Since computations in training neural networks are spent on 
floating-point multiplications, high computational power is required. 
Multipliers consume the most space and power among all arithmetic 
operators in deep neural networks. This paper proposes a 15 Gbps  
high-speed bipolar-complementary-metal-oxide-semiconductor (BiCMOS) 
exclusive-nor (XNOR) gate to replace multipliers in binarized neural 
networks. The proposed gate can be implemented on BiCMOS-based field-
programmable gate arrays (FPGAs). This will significantly improve the 
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The widespread of corona-virus pandemic has become a serious public health problem worldwide 
[1], [2]. Devastating effects on economies, health, and well-being of the global population is actively 
occurring across the world. The virus infection results a severe acute respiratory syndrome, multi-organ 
failures, or sometimes death [1]-[3]. COVID-19 infected more than 177 million cases and over 1.8 million 
deaths around the globe. Figures 1 and 2 illustrate the fast exponential rate at which the number of cases and 
total deaths are growing. 
A vital step in the fight against COVID-19 is effective screening of infected patients. This implies 
the immediate treatment and isolation of those who are infected to hamper the spread of the virus [4]-[6]. The 
main screening method recommended for detecting COVID-19 cases is reverse transcriptase-polymerase 
chain reaction (RT-PCR) testing [7]. However, due to the long time consumption, labor-intensive, and 
complicated manual process, this method usage is limited in under-developed countries. An alternative, more 
efficient screening method is radiography examination. In such method, chest radiography imaging like chest 
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X-ray or computed tomography (CT) imaging are used and analyzed. Looking for distinguishable visual 
indicators associated with COVID-19, radiography imaging recognition could be used as a primary tool for 
COVID-19 screening in epidemic areas [8]-[10]. Several recent studies focused on implementing computer 
aided diagnostic systems that can aid radiologists to rapidly and accurately examine and interpret radiography 
images to detect COVID-19 cases. This is due to the scarcity of expert radiologists to interpret the 
radiography images during this pandemic. Hence, automated radiography examination can be of great help in 
conducting faster diagnostics [11], [12]. Furthermore, due to the availability of chest radiology imaging 
systems in under-developed healthcare systems, utilizing an automated recognition system can be vital and of 










Figure 2. Total number of COVID-19 deaths [3] 
 
 
A deep learning-based system for automatic segmentation of lungs and infection sites using chest 
CT is developed in [15]. Changes in the follow-up CT scans of COVID-19 patients are tracked and analyzed. 
The system is able to measure the severity of cases based on a deep learning system. An early screening 
model to differentiate COVID-19 pneumonia and Influenza-A viral pneumonia from healthy cases utilizing 
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pulmonary CT images and deep learning techniques [16]. A deep learning method that can extract the 
graphical features of COVID-19 is proposed in [17]. Based on the COVID-19 radiographic changes from CT 
images, a system to provide clinical diagnosis prior to pathogenic testing is presented. Consequently, saving 
critical time for the disease diagnosis. It is evident that all research is focused on improving the speed of the 
virus recognition. Deep neural networks (DNN) and convolutional neural networks (CNN) are often used for 
this purpose. Training sets of X-ray images or CT scan images are fed into the neural network. However, 
with the fast spread of the pandemic along with the enormous number of training sets and diagnostics, neural 
networks will consume heavy time processing data. X-ray is the most popular diagnostic imaging tool used 
for COVID-19 recognition. Its broad availability and accessibility make it the primal choice of testing. X-
rays are a 2-dimensional form of radiation, when passed through a patient's body, bone and other dense 
objects block the radiation and appear white on the film of the X-ray. The less dense tissues are harder to 
recognize and appear gray. While being the most popular diagnostic tool, X-rays accuracy might not be high 
due to the limited image quality. On the contrary, CT scans generates 3-dimensional, high-quality, detailed 
images of the body. It is considered a more powerful and sophisticated tool that scans a 360-degree image of 
internal organs [18], [19]. However, the output image of a CT is much larger than an X-ray. This causes 
neural networks training to consume heavy time that is vital for patients' treatment.  
For the majority of deep learning algorithms, training is considered a notorious time consumer. This 
is due to fact that most of the computation in training binarized neural networks is typically spent on matrix 
multiplications. Multipliers are considered to consume the most space and power among all arithmetic 
operators of the digital implementation of deep neural networks [20], [21]. A solution using a novel BiCMOS 
XNOR gate to immensely speed up the process of neural networks training is proposed. Figure 3 illustrates 










Input Computation Output 
000 -1-1-1=-3 101 
001 -1-1+1=-1 111 
010 -1+1-1=-1 111 
011 -1+1+1=+1 001 
100 +1-1-1=-1 111 
101 +1-1+1=+1 001 
110 +1+1-1=+1 001 




Figure 3. Using XNOR gates to replace multipliersa: (a) example of binarized matrix multiplication, 
(b) example of binarized matrix multiplication using XNOR and Bcount function. (-1 is represented using 0), 
(c) Bcount function (output is in 2's complement form) 
 
 
2. RESEARCH METHOD 
Since computations in training neural networks are mainly spent on floating-point multiplications, 
multipliers are considered to be the bottleneck of performance in deep neural networks. A model in which 
multipliers are replaced with XNOR operations is proposed [25]. XNOR operations are considered free in 
Yao’s garbled circuits (GC) protocol [26]. Therefore, performing oblivious inference on binary neural 
networks (BNNs) using GC results in the removal of costly multiplications. Hence, converting multiplication 
operations into faster XNOR operations will dramatically cut down the processing time of BNNs and 
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remarkably improve response time that is extremely crucial in COVID-19 recognition. Figure 4 illustrates the 





Figure 4. Proposed BiCMOS XNOR gate 
 
 
Consisting of only 6 MOSFETs and 2 BJTs, this XNOR gate has minimal size compared against 
available BiCMOS logic gates. This allows it to be an ideal option to be integrated within DNNs. Multiple 
BiCMOS-based field-programmable gate array (FPGA) modules have been designed [27]-[29]. Hence, a 
neural network can be modeled on FPGA modules using the proposed XNOR gate. Transistors Q1 and Q2 
are native transistor. Native transistors are a special variety of the metal oxide semi-conductor field-effect 
transistors (MOSFET). They operate in an intermediate state between enhancement and depletion modes. 
Replacing the layer of insulating oxide under the Gate terminal with a thin oxide film formed over silicon 
during processing of other layers causes the threshold voltage to drop. Hence, a native MOSFET is 
considered as a transistor with nearly zero threshold voltage [26]. If both inputs A and B are low, the large 
native negatively metal oxide semiconductor (NMOS) transistor Q1 and the native NMOS transistor Q2 are 
off. The positive-channel metal oxide semiconductor (PMOS) transistor Q3 is ON passing high voltage 
(VDD) to the node V1. This, in turns, turns off the PMOS device Q4 and turns on the PNP transistor Q5. The 
high output voltage is expressed in (1): 
 
𝑉𝑂𝐻𝑊𝑖𝑡ℎ𝑜𝑢𝑡𝑆ℎ𝑢𝑛𝑡 = 𝑉𝐷𝐷 − 𝑉𝐶𝐸_𝑆𝐴𝑇 (1) 
 
where 𝑉𝐶𝐸_𝑆𝐴𝑇  is the saturation collector-emitter voltage. 𝑉𝐶𝐸_𝑆𝐴𝑇 < 200𝑚𝑉. 
In case of having A as high input and B as low input, both Q1 and Q3 transistors are off. Q2 will 
discharge the voltage on node V1. This allows the PMOS device Q4 to activate the NPN transistor Q6, and 
hence discharging the output to logic low as illustrated in (2): 
 
𝑉𝑂𝐿 = 𝑉𝐶𝐸_𝑆𝐴𝑇 (2) 
 
where 𝑉𝐶𝐸_𝑆𝐴𝑇  is the saturation collector-emitter voltage. 𝑉𝐶𝐸_𝑆𝐴𝑇 < 200𝑚𝑉. 
In case of having A as low input and B as high input, the large Q1 transistor causes the node V1 to 
be low, allowing the PMOS device Q4 to activate the NPN transistor Q6. This generates a low output voltage 
described in (3). If both inputs A and B are high, both Q1 and Q2 pass high voltage to node V1 switching the 
output voltage to VDD. Usually, complementary metal oxide semiconductor (CMOS) technology affords 
benefits of having less power dissipation and low noise margin with high packing density. While bipolar 
junction transistor (BJT) technology affords high switching with good noise performance. The BiCMOS 
technology uses MOSFETs to provide high input impedance logic gates and bipolar transistors to provide 
high current gain. This results a very fast gate that is ideal to use in CT images recognition in neural 
networks.  
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3. SIMULATION RESULTS 
28 nm CMOS design kit was used to build and simulate the novel BiCMOS XNOR gate. A clocked 
binary sequence is fed to the input of the logic gate. Figure 5 illustrates the output waveform of the proposed 
design. As seen from Figure 5, the proposed BiCMOS XNOR gate operates at 15-Gbps. This gate will 









In collaboration with the global efforts against the COVID-19 pandemic, neural networks play a 
significant role in identifying chest abnormalities in CT scans and X-rays. However, due to the large data size 
of CT scans, performance of neural networks can be compromised. This paper proposes a 15 Gbps high-
speed BiCMOS XNOR gate to replace multipliers in BNNs. The proposed gate can be implemented on 
BiCMOS-based FPGAs to improve the performance. Training a neural network consumes heavy time, this 
solution will significantly improve the training time and response time of neural networks. These aids 
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